In our previous post, Pipelined RISC-V in RHDL, we described how we translated an existing VHDL implementation of a pipelined RISC-V processor into RHDL, synthesized