Skip to content
  • Products
    • The Good Folk Series
    • RAVEN
  • Service
  • Developer Resources
  • About Us
    • Our Company
    • Team
    • Job Openings
  • Insights
  • Contact
Contact us

DVCon Europe 2025: Arteris, MINRES and the Fraunhofer Institute present improvements to SoC modeling and architectural exploration

October 2, 2025

  DVCon Europe October 14, 11:30 AM – 1:00 PM | Forum 5 | 2BEfficient SoC Modeling, Architectural Exploration, and Result Analysis using TLM2-based IPs

Read More »

Debug. And Trace. They’re not always two sides of the same coin

September 15, 2025

A recent MINRES project with Accemic made me stop and think about how debug and trace are often lumped together in the design flow. But

Read More »
  • MINRES methodology
  • Silicon-proven
  • MINRES methodology
  • Silicon-proven

Accelerating Next-Gen SoC Design

Built on trusted methods, high-efficiency IP, and powerful tools.

Accelerating Next-Gen SoC Design

Built on trusted methods, high-efficiency IP, and powerful tools.

Our proactive partnership approach ensures seamless integration of hardware and software, empowering customers to design smarter and more efficiently.

 

Get in Touch with Our Experts

Contact us

©2025 MINRES Technologies

  • Imprint
  • Privacy Policy